I. INTRODUCTION

L
ATERAL power devices based on AlGaN/GaN heterostructures have achieved excellent performance in the last decade [1] - [8] . Lateral GaN transistors on Si substrates with operating voltage up to 650 V are now commercially available [9] , [10] . However for high-voltage high-current applications, a vertical structure is preferred [11] because: 1) its die area does not depend on the breakdown voltage; 2) the surface is far from the high electric field regions, which minimizes trapping effects; 3) high current levels are typically possible thanks to the easier current extraction when the source and drain contacts are positioned vertically in opposite sides of the wafer; and 4) high thermal performance due to a more spread current and electrical field distribution [12] .
Some vertical GaN transistors have been demonstrated in the past few years, and they typically fall into two designs: current aperture vertical electron transistor (CAVET) ( [13] - [15] ) and trench MOSFET ( [16] - [20] ). The CAVET has a relatively complex epitaxial structure and its current blocking layer (CBL), critical for high blocking voltages, is very challenging to grow [14] . In addition, because of the polarization in AlGaN/GaN hetero-structures, the CAVET also has problems to achieve enhancement-mode (e-mode) operation. The trench MOSFET has simpler material growth requirements than the CAVET but the mobility of the electrons in the inverted p-GaN channel is very low, resulting in high on resistance [16] - [19] . It addition, it is difficult for the source electrodes to form good ohmic contacts with the buried p-GaN channel layer, meaning that the threshold voltage at higher drain bias shifts negatively [20] . To overcome this problem, a regrown p-GaN layer was used in [20] . In this letter, a GaN vertical fin power FET with only n-type GaN epi-layers is demonstrated, as shown in Fig. 1 [21] , [22] . The current is controlled through a submicron fin-shape vertical channel, which is surrounded by gate metal electrodes. At V G S = 0, the electrons in the channel are depleted due to the work function difference between the gate metal and GaN. As V G S is increased, the depletion width decreases and a conduction channel forms. As V G S continued to increase, electrons accumulate at the dielectric-GaN interface. Without the need of p-GaN layer or material regrowth, this new vertical power transistor features low epitaxial cost while offering excellent performance. The fabrication process and characterization of this vertical GaN power transistor will be described in detail in the following sections.
II. EPITAXIAL-GROWTH AND DEVICE FABRICATION
The epitaxial-structure is grown by metal-organic chemical vapor deposition (MOCVD) on 2 inch bulk GaN substrates. It consists of a 0.2 μm Si doped (2×10 18 cm −3 ) GaN layer, an 8 μm lightly Si doped (2×10 16 cm −3 ) GaN drift layer and a 0.3 μm heavily doped (4×10 18 cm −3 ) GaN cap layer.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. normally off operation. These fin regions are defined by electron beam lithography. A Cl 2 /BCl 3 -based dry etch is first performed in an inductive coupled plasma (ICP) system. The etched sidewall has a 70 • angle. After dry etch, the sample is dipped into hot TMAH to obtain vertical fin sidewalls [23] .
The morphology of the wet etched fin sidewall is strongly related with the fin orientation [24] . As shown in Fig. 2 , fins aligned to m-plane (<1100>) have much rougher sidewalls with many triangular shapes while the sidewall of fins aligned to a-plane (<1120>) are smoother. After the fin fabrication, a 15-nm Al 2 O 3 layer is deposited as gate dielectric by atomic layer deposition (ALD), followed by a sputtered Molybdenum layer as gate metal. Sputtering deposition ensures excellent coverage of the fin sidewall. A thick layer of photoresist is then spin-coated on the wafer. The thickness of the resulting photoresist layer is thinner on top of the channel region. Then the wafer experiences a timed dry etch so that the resist on top of the fin is etched away while the gate electrodes are still protected by photoresist. This exposes the dielectric and metal layer on top of the fin, which are etched away through dry etch. After the completion of the gate electrode, a layer of plasma enhanced chemical vapor deposition (PECVD) SiO 2 is deposited, serving as a spacer to isolate the gate and source electrodes. Using a planarization method similar to the one mentioned above, the SiO 2 spacer on top of the fin could be opened while the gate electrodes are still covered by the spacer SiO 2 . Then a Ti/Al (20/400 nm) metal layer is sputtered on the top/back side of the wafer as source/drain electrodes respectively. Finally the wafer is annealed at 400 • C in N 2 ambient to form source/drain ohmic contacts. The cross-section SEM of the fabricated transistor is shown in Fig. 3 .
III. RESULTS AND DISCUSSION
On-wafer forward/reverse characterization was performed by using a Keysight B1505A power device analyzer. The transistor under test consisted of fifty 100-μm-long fins with 0.18 μm fin width. The current density and on resistance were calculated by using the total active fin area of the transistor. The transfer characteristics are shown in Fig. 4 at V G S = 5 V . The I on /I o f f ratio is up to 10 11 and the gate leakage is less than 10 −4 A/cm 2 channel or scaling down the channel width even further. The subthreshold swing is 75 mV/dec and the hysteresis is very small, which demonstrated the excellent material quality of the wet-etched sidewall. The peak accumulation electron mobility, as estimated from the transfer curve, is ∼150 cm 2 V −1 s −1 . A linear-scale plot of the transfer characteristics is also shown in Fig. 4 , from which a 1.5 V V th can be obtained through linear extrapolation. The output curves are plotted in Fig. 5 (a) , showing an R on of 0.36 m cm 2 V G S = 5 V , normalized to the total active fin area. If normalized to the total device area, R on is 3.24 m cm 2 . As shown in Fig. 5 (a) the I D vs. V DS curve in the linear regime is not perfectly linear. This is because the 400 • C ohmic annealing temperature is low compared with what is usually used for Ti/Al GaN ohmic contacts [25] . It was found that a higher ohmic annealing temperature would significantly increase the gate leakage current. A higher doped n+ GaN cap layer can be used in the future to improve the quality of the ohmic contacts. Fig. 5 (b) shows the reverse conduction behavior of the fabricated transistor. It should be noted that this device does not contain a body-drain p-n junction. Only majority carriers are involved in the reverse conduction. This "body diode" may be utilized as freewheeling diodes in configurations such as H-bridge. The off-state characteristics were measured at V G S = 0 V . From simulations (not shown here), the electric field in this new transistor structure peaks at the bottom of the fins and the edge of the gate electrodes of the devices. As shown in Fig. 3 , there is a slanted slope at the bottom of the fins. This kind of tapered-bottom trench is helpful to reduce the peak electric field, which was a bonus of using wet etching. For a transistor without any edge termination ( Fig. 6 (a) ), the hard breakdown happened at the 100 V. A gate field structure at the periphery of the transistor (Fig. 6 (b) ) can increase the breakdown voltage to 400 V. In both cases the breakdown mechanism is due to gate dielectric failure. The addition of a 100 nm thick oxide layer on the etched trench reduces the electric field in the Al 2 O 3 , which increases the breakdown voltage to 800 V. The critical electric field of the ALD Al 2 O 3 is ∼4 MV/cm, measured through MOS capacitors. The breakdown voltage could be further increased by improving the quality and conformity of the gate dielectric and further optimization of the edge termination structure. The drain leakage currents below breakdown shown in Fig. 6 (d) are limited by the measurement noise introduced by the probe station chuck. The specific-on resistances, averaged by the total device area and total fin area, are bench marked in Fig. 7 , along with other e-mode lateral and vertical GaN transistors. By increasing the fin aspect ratio, the R on,sp of the fin power FET averaged by total area can be further reduced.
IV. CONCLUSIONS
An enhancement-mode GaN vertical fin power FET with sub-micron channels (i.e. fins) is demonstrated. By combining dry/wet etch, a smooth vertical fin profile is achieved. The fabricated transistor showed a threshold voltage of 1 V and specific on resistance of 0.36 m cm 2 . By proper engineering the peak electric field distribution, a blocking voltage of 800 V was achieved. These results make this vertical GaN power transistor very promising for high-voltage high-current low cost high performance power electronics applications.
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